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ABSTRACT
Cascaded multilevel inverters are popular  in  fields such as  oil and gas, power supply installations, and 
power quality devices. While there are many advantages of the cascaded multilevel inverter, its main 
disadvantage is the need for large numbers of multiple dc sources.  In order to reduce total harmonics 
distortion (THD) of the output voltage waveform, the amount of output voltage level must be increased, 
hence the higher number of dc sources. This essentially complicated the inverter design, as most converter 
transform only one voltage source to another. In this paper a cascaded multilevel inverter topology with a 
single dc source is discussed. The topology is based on capacitors instead of cells as the multiple voltage 
sources. The cascaded multilevel inverter topology validity and functionality is verified by the Matlab 
Simulink simulation of a 100W and 1kW aircraft single phase 41-level inverter.
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INTRODUCTION
Inverters as a power conversion device can be 
found in three main categories of application; 
power supply, motor drives and active filters 
(Tehrani et al., 2011). The multilevel inverter 
is fast emerging as a popular choice of  power 
inverter in many industries. Compared to two-
level systems, multilevel inverter has a better 
power quality output and low total harmonics 
distortion (THD) thus providing better power 
efficiency (Al-Emadi et al., 2016). 
Even though the cascaded multilevel 
inverter has many advantages, the need  for 
multiple dc sources is its setback. In order 
to reduce the output THD level, the number 
of output levels need to be increased, and so 
too the number of dc sources. Apart from 
this the high number of power switches and 
related controlling devices makes this model 
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unattractive. As the number of output voltage levels are increased, the amount of switching 
devices are also increased greatly, making the inverter becoming more complex and expensive 
(Mailah et al, 2009). Although this issue is also important, this paper will only limit the scope 
of the discussion to only on the issue of multiple dc sources requirement.
AIRCRAFT INVERTER
Onboard inverter became an important part of aircrafts when as aircraft systems became larger 
and more complex. This is because all these instruments use ac current while the main aircraft 
power supply at that time comes from 28V dc generator (Hayes & Ray, 1945).
As power electronics device availability increased static inverters became to be the 
preferred inverter choice for aircraft. The static inverter has no moving parts, the inverter is h 
more efficient and also  smaller and lighter. The common technology is where a 400Hz oscillator 
is connected to the dc busbar and producing low voltage ac current. The low voltage output 
then stepped-up using a power transformer to the rated aircraft ac system voltage (Tooley & 
Wyatt, 2009).
The standard aircraft inverter input and output characteristics are as follows (EASA, 2003):
Input voltage: 28Vdc; tolerance + 2Vdc
Output voltage: 115V ac rms; tolerance +5%,  –7%
Frequency: 400Hz; tolerance +1% 
Output waveform: sinusoidal
THD: less than 7% under all load conditions
THE PROPOSED INVERTER
The nature of a cascaded multilevel inverter operation is  the dc sources are stacked on top of 
one another in series of successions. Care in  switching time will create a stepped wave that is 
almost similar to a clean sinusoidal waveform. The stacked dc sources are connected in series, 
so the combined voltage output will be  similar to a normal ac source. 
At any time  the inverter is operational   dc sources are connected to the load or output 
terminals, while others may not be used.  If the dc sources are replaced with capacitors, when 
they are not connected to the load, the capacitors can be charged in order to maintain the 
voltage level of the capacitors.
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The proposed single dc source cascaded multilevel inverter topology is shown in Figure 1. 
The topology is based on the topology proposed by Babei and Hosseini (2009). This topology 
was  chosen because it offers good switches reduction compared to the cascaded H-bridge 
topology. The topology is then modified by replacing the multiple dc sources with capacitors. 
The switches arrangement also modified to provide the means to charge the capacitors using 
a single dc source. The switching states of the switches is shown in Table 1.
Figure 1. The proposed single dc source cascaded multilevel inverter topology
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Table 1 
The switching states of the switches and the resultant output voltage
Charged 
capacitors
Discharged 
capacitors
ON switches OFF switches Load voltage, VL
C1, C2,….C19, C20 - SC1, SC2,..SC19, SC20
S1, S3,..….S37, S39
SH1, SH3
S2, S4,..….S38, S40
SH2, SH4
0V
C2, C3,…C19, C20 C1 SC2, SC3,..SC19, SC20
S2, S3,..….S37, S39
SH1, SH3
SC1
S1, S4,..….S38, S40
SH2, SH4
VC1
C3, C4,…C19, C20 C1, C2 SC3, SC4,..SC19, SC20
S2, S4,..….S37, S39
SH1, SH3
SC1, SC2
S1, S3,..….S38, S40
SH2, SH4
VC1 + VC2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
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RESULTS AND DISCUSSION
The performance of the inverter and the validity of the topology are tested using Matlab 
Simulink simulation. The switching timing are based on the algorithm discussed by Syukri 
Mohamad and Mariun (2012). Two load conditions are being tested – 100W and 1kW. This 
is because most of the large commercial aircrafts are equipped with a 1kW rated onboard 
inverter to provide the emergency power to the essential equipment in the event of emergency 
and normal power loss.
Table 1 
The switching states of the switches and the resultant output voltage (continue)
Charged 
capacitors
Discharged 
capacitors
ON switches OFF switches Load voltage, VL
C19, C20 C1, C2,…C17, C18 SC19, SC20
S2, S4,..….S37, S39
SH1, SH3
SC1, SC2,..SC17, SC18
S1, S3,..….S38, S40
SH2, SH4
VC1 + VC2 +.... + 
VC17 + VC18
C20 C1, C2,…C18, C19 SC20
S2, S4,..….S38, S39
SH1, SH3
SC1, SC2,..SC18, SC19
S=, S3,..….S37, S40
SH2, SH4
VC1 + VC2 +.... + V+ 
+ VC19
- C1, C2,….C19, C20 -
S2, S4,..….S38, S40
SH1, SH3
SC1, SC2,..SC19, SC20
S1, S3,..….S37, S39
SH2, SH4
VC1 + VC2 +.... + 
VC19 + VC20
C1, C2,….C19, C20 - SC1, SC2,..SC19, SC20
S1, S3,..….S37, S39
SH2, SH4
-
S2, S4,..….S38, S40
SH1, SH3
– 0V
C2, C3,…C19, C20 C1 SC2, SC3,..SC19, SC20
S2, S3,..….S37, S39
SH2, SH4
SC1
S1, S4,..….S38, S40
SH1, SH3
– VC1
C3, C4,…C19, C20 C1, C2 SC3, SC4,..SC19, SC20
S2, S4,..….S37, S39
SH2, SH4
SC1, SC2
S1, S3,..….S38, S40
SH1, SH3
– (VC1 + VC2)
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
C19, C20 C1, C2,…C17, C18 SC19, SC20
S2, S4,..….S37, S39
SH2, SH4
SC1, SC2,..SC17, SC18
S1, S3,..….S38, S40
SH1, SH3
– (VC1 + VC2 +.... + 
VC17 + VC18)
C20 C1, C2,…C18, C19 SC20
S2, S4,..….S38, S39
SH2, SH4
SC1, SC2,..SC18, SC19
S1, S3,..….S37, S40
SH1, SH3
– (VC1 + VC2 +.... + 
VC18 + VC19)
- C1, C2,….C19, C20 S2, S4,..….S38, S40
SH2, SH4
SC1, SC2,..SC19, SC20
S1, S3,..….S37, S39
SH1, SH3
– (VC1 + VC2 +.... + 
VC19 + VC20)
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A 41-level inverter realization based on the proposed cascaded multilevel inverter topology 
is constructed based on the circuit shown in Figure 1 using Matlab Simulink modelling platform. 
The choice of power switches is Mosfet because as it has very fast switching time, simple gate 
circuit, virtually no gate current and negligible gate circuit loss (Rajashekara, 2002).
The inverter is supplied with a controlled single dc source, and the rated output voltage is 
115Vrms, 400Hz. Peak voltage is about 163V. The measured parameters are shown in Figure 
2 for 100W load condition and Figure 3 for 1kW load condition. Both loads are pure resistive 
loads.
Figure 2. Measured parameters of the inverter when operating with 100W load
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For the 100W load condition, the inverter input voltage is around 8.6V and the capacitors 
used are 12V, 0.12F capacitors. The initial current is very high, as can be expected of the 
charging process of the uncharged 20 capacitors. 
As the capacitors built up the voltages, its  current was also reduced to a constant level, 
with maximum value of 35A and rms value of 16.81A. The rms output voltage is 115V and 
the output voltage with the input current stabilizes after only about 0.3s.
The output power is measured at 99.95W while the input power is 144.566W, giving the 
efficiency of the inverter at 69.14%
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For the 1kW load condition, the inverter input voltage changes  around 9V to 14V during 
initial starting with the input voltage stabilized at 12.85V. The capacitors used are 16V, 1.2F 
capacitors. The source current fluctuates with the changing input voltage as the capacitors are 
very sensitive to any sudden voltage changes. The input current stabilizes at around 343A to 
344A peak value, with the rms value settles at 165.5A.
As the capacitors built up the voltages, the capacitors voltage settles at a constant level, 
with values between 8.81V to 10.86V. The rms output voltage is 115V and the output voltage 
stabilizes after only about 2.3s. The output power is measured at 999.6W while the input power 
is 2126.675W, giving the efficiency of the inverter at 47.00%. The output waveform of the 
inverter is almost identical to a clean sinusoidal waveform (see Figure 4). The output THD 
reading at 100W load is 1.999% while at 1kW load is 3.307%.
Figure 3. Measured parameters of the inverter when operating with 1kW load
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Figure 2. Measured parameters of the inverter when operating with 100W load 
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Figure 4. The inverter output voltage waveform
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Conclusion  
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CONCLUSION 
A single dc source 41-level aircraft inverter has been successfully developed and constructed 
using Matlab Simulink modelling platform. The inverter is then simulated with the actual load 
rating, similar to the load condition of a large commercial aircraft inverter.  The parameters 
are  measured and compared to the standard set by aviation authority. The inverter output 
voltage is 115V rms, 400Hz, conforming with the conditions set out in the aviation standard. 
The output THD is also well below the 7% limit given in the standard. However, the efficiency 
of the inverter is relatively poor, with its high  input current, . which may be  rectified using a 
dedicated current control method.
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